Senior Digital Test Chip Engineer

Saishunkan System Vietnam
Malaysia
MYR 200,000 - 250,000
Job description

You will be part of a team responsible for digital IP development including RAM, ROM, and digital libraries. You will have the responsibility to specify and design digital Integrated Circuits embedding the developed digital IPs to allow their Silicon validation in the context of ISO26262 environment.

Your Role:

  1. Specifications of test chips allowing the silicon measurement of all parameters of RAM, ROM, and digital libraries e.g., leakage current, power consumption, access time, peak current. Propose design solutions allowing the most accurate measurements.
  2. Develop digital Integrated Circuits including the full development flow RTL, Synthesis, DFT insertion, Place and Route, Physical Verification (DRC, LVS), RTL and gate level Simulation.
  3. Generate functional Test patterns e.g., ATPG and custom test patterns. Define simulation limits for parametric tests with Static Timing Analysis reports and Power Analysis reports.
  4. Evaluate new DFT methodology e.g., Cell-Aware Test patterns.
  5. Documentation related to Test Chips datasheet and test datasheet.
  6. Interface with Test Engineers, organize debug sessions for issue analysis.
  7. Contribute to QA flow for digital IP usage. Interface with digital IP designers. Report and document improvements for better digital IP integration/usage.
  8. Specify and design Test Qualification Vehicle for digital IP and technology process qualification and demonstrate to highlight the capability of the technology and digital IP portfolio.

Minimum Requirements:

  1. Master or higher in Electronics Engineering.
  2. Minimum 5 years of working experience in developing digital Integrated Circuits. Mandatory Back-End digital design skills (Place and Route, Physical Verification). Front-End digital design (RTL) is an advantage.
  3. Good knowledge and understanding of digital circuits.
  4. Experience with Place and Route tool for floor planning, CTS, routing, and Physical Verification (LVS, DRC).
  5. Timing Analysis and Power Analysis.
  6. Synthesis and DFT insertion.
  7. RTL design and verification experience is a plus.
  8. Scripting (TCL, Perl, Python) for automation.

You will be part of the team developing state-of-the-art digital libraries allowing best-PPA digital design mainly dedicated to the automotive market.

Benefits:

  1. Relocation assistance for expats.
  2. Relocation allowance – 1 month of salary.
  3. Home passage – return trip tickets for employee, spouse, and kids to home country once a year.
  4. Children's international education fee by employer.
  5. Career development and training.
  6. Work-life balance.
  7. International secondment program.
  8. Pension provisions.
  9. Bonus schemes.
  10. Health and prevention programs.
  11. Cafeteria and meal subsidy.
  12. Free parking.
  13. Hybrid working (1 day WFH per week).
Get a free, confidential resume review.
Select file or drag and drop it
Avatar
Free online coaching
Improve your chances of getting that interview invitation!
Be the first to explore new Senior Digital Test Chip Engineer jobs in Malaysia